Talent Acquisition at Vipsa Talent Soultion
Views:130 Applications:1 Rec. Actions:Recruiter Actions:0
Engineer - ASIC Verification (2-4 yrs)
Job Description :
ASIC Verification :
- Strong knowledge of UVM, advance UVM, System Verilog.
- Must have worked on development of test-plan, testbench components, verification environment, interface agents, Scoreboard in UVM.
- Understanding of complete functional verification cycle will be added advantage.
- Knowledge of at least one industry standard protocols like Ethernet, PCIe, MIPI, USB, AMBA or similar is required.
- Skills to debug RTL & testbench issues, test failures.
- Experience on verification closure by closing Coverage and bug reports.
- Primarily knowledge of Script development and maintenance
- Understanding of customer dynamic environment change and adopt run time changes in schedule, design etc
For Lead level :
- Must have lead a team of minimum 2-4 engineers for minimum 1 year and this must be mentioned in resume
- Must be clear on his/her current roles and responsibilities as a Team/Project Lead
- Must be able to explain the kind of challenges he may face as a Lead with team and with customers
This job opening was posted long time back. It may not be active. Nor was it removed by the recruiter. Please use your discretion.
